utonomous Underwater Vehicles (AUVs) share common A control problems with other air, land, and water unmanned vehicles. In addition to requiring high-dimensional and computationally intensive sensory data for real-time mission execution, power and communication limitations in an underwater environment make it more difficult to develop a control architecture for an AUV. In this article, the four types of control architectures being used for AUVs (hierarchical, heterarchical, subsumption, and hybrid architecture) are reviewed. A summary of 25 existing AUVs and a review of 11 AUV control architecture systems present a flavor of the state of the art in AUV technology. A new sensor-based embedded AUV control system architecture is also described and its implementation is discussed.
Introduction
Research in Autonomous Underwater Vehicles (AUVs) is a part of the ongoing research efforts in the area of air, land, and water unmanned vehicles. Unmanned vehicles (remotely operated or autonomous) eliminate the need for human physical presence and, therefore, reduce human exposure in hazardous environments. Remotely operated unmanned vehicles use telerobotics and telepresence for navigation and control. In autonomous unmanned vehicles there is no human operator; thus, they function based on built-in machine intelligence and an on-board control system. The design of the control system and the underlying control system architecture is the major problem in the development of autonomous unmanned vehicles, due to high-dimensional sensory data, computation-intensive processing, and real-time execution constraints. The problem is even more complex for underwater autonomous unmanned vehicles due to power and communication limitations. An overview of air, land, and water unmanned vehicles clarifies the relationship between them.
General Overview of Unmanned Vehicles
Unmanned Vehicles (UVs) refer to and include unmanned aerial vehicles, unmanned ground vehicles, and unmanned underwater vehicles. Detailed information, UV historical background, technology, and updated listings may be found in [ I] .
Unmanned Aerial Vehicles (UAVs) emerged during the World War I1 and have been mainly intended for military usage. An AUV can be launched from simpler, smaller ships (compared to ROV), or even docks or piers, since there is no umbilical cable. This also enables AUV operation at significant distance from a support ship or platform. The operational cost is further reduced since a human operator is not needed.
However, the absence of a human operator dictates that A W operations are limited by its control system, computing, and sensing capabilities. The lack of an umbilical cable limits the AUV to its own power source, thus reducing feasible mission duration.
As a result of these limitations, power, navigation, and mission management are three technologies critical for the future use of AUVs. Advances in these technologies will enable AUV designers to meet the following objectives: flexible communication, efficient solution to temporal planning and resource allocation, information integration and recognition in the process of multi-sensor operation, planning for a given task, and adaptation to system and environment changes [3] . This article presents a classification of the control architectures used for AUVs and a comparative study/table of 25 AUVs, in terms of control architecture, implementation, power source, propulsion, shape, maximum speed, maximum depth, on-board selected several state-of-the-art AUVs' control architectures. A new proposed sensor-based embedded control architecture--currently in the paper design phase-suitable for real-time navigation, guidance, and control of AUVs concludes the article.
Classification of A W Control Architectures
Advances in sensing, control, communicatlons, and computing technologies have enabled the development of autononious vehicles that perform critical missions in harsh and unforgiving environments. As the coniplexity of missions increases, the demands on sensing, computing, communication, and control increase. The control architecture for an autonomous underwater I research and vehicle should be able to perform seamless integration of a wide range of sensors, accurately gauge and monitor the status of the vehicle, perform the stated mission, and preserve itself at all times. Further, the nonlinear dynamic behavior of the vehicle, external disturbances due to ocean currents, and uncertain dynamics of the underwater environment add to the complexity associated with the AUV control.
To meet the demanding control requirements, four major AUV control architectures have been developed: the herarchcal archtecture, the heterarchical architecture, the subsumption architecture, and the hybrid architecture. For each architecture, the definition, advantages, disadvantages, and implementations are discussed.
Hierarchical Architecture
The hierarchical architecture uses a top-down approach to divide the system in levels. The higher levels are responsible for the overall mission goals, and the lower levels are responsible for solving particular problems to accomplish the mission [8, 9] . It is a serial structure where direct communication is possible only between two adjacent levels. The higher level sends commands to the lower level and, as a result, receives (sensory) information back from the lower level. The information flow decreases from the bottom to the top of the hierarchy.
The advantage of this scheme is that is represents a welldefined tightly coupled structure. This makes it easier to verify controllability and stability, i.e., performance evaluation of the architecture is feasible.
The disadvantage of this scheme is alack of flexibility, and, as a result, an attempt to modify some functionality requires significant modifications of the whole system. Since there is no direct communication between high-level control and low-level peripherals (sensors, actuators), response time (sensor input-system action) is long, and sensor integration/fusion is difficult. As a consequence, systems using this architecture do not demonstrate true dynamic reactive behavior when dealing with unforeseen situations.
Examples of this architecture include the Autonomous Benthic Explorer (ABE) [lo] 
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Heterarchical Architecture
The heterarchical architecture, as opposed to the hierarchical architecture, uses a parallel structure where all system modules can directly communicate among themselves, without supervision or intermediate levels.
The advantage of this scheme is its flexibility and low communication overhead. Since knowledge and sensory information can be easily accessed from any system component, it is also suitable for parallel processing
The disadvantage of this scheme is that, due to the lack of supervision, the communication among modules can be very intensive, and controllability becomes a problem [15] .
To the best of the authors'knowledge, there is no example of th~s control archtecture for AUVs, however, the Omn-Directional Intelligent Navigator (ODIN) [3] implements a mixed heterarchical and hierarchical architecture €or navigation and control.
Commands
Subsumption Architecture
The subsumption (or layered control) architecture consists of behaviors working in parallel, without a high-level supervisor. Behaviors are layers of control architecture which are triggered by sensors in performing an action. One layer can subsume another layer, and although both layers still run in parallel, a higher-level behavior can suppress a lower-level behavior. Once higher-level behavior i s no longer tnggered by a sensor, lower-level behavior resumes control [ 161 Data and control are distributed through all layers, and each layer processes its own mformation (sensory and commands), i.e., there is no global data structure.
Advantages of this scheme include flexibility, robustness, and low computational overhead This architecture exhibits true dynamic reactive behavior.
Disadvantages of this approach include difficult synchronization and timing between behaviors, complexity of the system with large number of behaviors, and a lack of high-level control It is, therefore, difficult to verify the system and test its stability and correctness. As a result, practical AUV implementations use modified subsumption architecture with added high-level control functionality (fonnalization, state table).
Examples of (modified) subsumption architecture include the Hybrid Architecture The hybrid architecture is a combmation of the hierarchical, heterarchical, and subsumption architectures. The system is divided in two levels, higher and lower, which use different levels of abstraction. The higher level uses the hierarchical architecture to implement strategic, mission-level functionality. The lower level uses either heterarchical or subsumption architecture to control hardware subsystems. For the subsumption architecture, commands from the higher level are "translated" in corresponding be- haviors, which are then activated [20] . For the heterarchical architecture, the lower level consists of several modules performing normal operation of the system. An emergency situation may trigger the higher level supervisor to assume control [3] The advantage of this scheme is that, while preserving advantages of hierarchical architecture, flexibility at the lower level is achieved.
The disadvantage of this scheme is that the formal verification of the system is still not easily achieved [8] . 
Examples of this architecture include the Ocean Voyager I1
[ 141 (hierarchical-subsumption), the Omni-Directional Intelligent Navigator (ODIN) [3] (hierarchical-heterarchical), and the Phoenix [20] (hierarchical-subsumption).
Review of Selected AWs and Control Architectures
This section summarizes the control system architectures of 11 AUVs and their operational and functional principles. The summary provides an overview of the state-of-the-art available technology, as well as a suitable introduction for a sensor-based embedded control architecture proposed later in this article. It should be noted, though, that this selection of vehicles only reflects the authors' preference, as opposed to an exhaustive review of all AUVs developed to date. This section is complemented with Table 1 , which presents the configuration of 25 operational AUVs.
Autonomous Benthic Explorer (ABE)
The ABE has been developed at the Woods Hole Oceanographic Institution [lo] . It utilizes a distributed, hierarchical control architecture, based on two different layers with different computational capabilities, as shown in Fig. 1 . The top layer has low computation capability and very low power requirements, while the lower layer has large and expandable computational power and higher power requirements. The system is distributed, with nodes communicating serially. Each sensor and actuator is associated with a node which contains its own single chip microcomputer. System design is modular, and modules are divided into levels according to computational requirements. ABE has been designed primarily for deep-water, short-range, longduration missions.
Autonomous Underwater Vehicle Controller (AWC)
The AUVC has been developed at the Texas A&M University as a control system for the unmanned underwater vehicle (Naval Surface Warfare Center). Later, it has been used for the large diameter unmanned underwater vehicle (Naval Undersea Warfare Center) [21] . The AUVC for the most part follows the hierarchical architecture modeling approach, as represented in Fig. 2 Fig. 3 . Three different levels of competence describe the capabilities of the system: the preservation level, the exploration level, and the socialization level. The preservation level performs obstacle avoidance, the exploration level performs high-level navigation, and the socialization level enables object following behavior. Object following is accomplished as a summation of forces. Attraction forces turn the AUV toward an object, and repulsive forces keep the AUV from colliding with the object. Eric's architecture overcomes the flaws associated with pure subsumption architecture through the use of formalization, which includes methods of guaranteeing robustness, identifying ambiguities by the use of naming rules, the standardization of symbols, etc., resulting in a reliable and robust architecture.
Experimental Autonomous Vehicle (EAVE) I11
The EAVE I11 was developed at the Marine Systems Engi- determines how accurately the desired path has been followed. The environment level deals with the vehicle's physical environment. The mission level is a high-level planner that handles aspects particular to the mission and the tasks to be accomplished. The control system design allows additional sensors and software to augment the system The EAVE open space-frame design makes it an extremely flexible and adaptable testbed. tion, a coordination, and a functional level. The levels consist of several modules the vehicle support system, the actuator control system, the navigation system, the vehicle guidance and control system, the acoustic communications system, the environmental inspection system, and the mission control system. The vehicle control system has dynamic configuration capabilities, and allows the use of reactive behaviors, thus enhancing system integrity and safety.
Ocean Technologies Testbed for Engineering Research
(OTTER) The OTTER has been developed at the Monterey Bay Aquaium Research Institute and Stanford University [ 131. The vehicle implements an object-based task level control (OBTLC) architecture modeled as a three-level hierarchical architecture, as shown in Fig. 6 . At the lowest, servo level, classical control theory is employed to design control laws which input sensor signals and output motor control at a fixed sample rate. The middle, task level acts as the encoder of logical and sequential actions, which define a specific task. At the top, organization level, there is human interaction with the AUV, via a graphical display and a virtual-reality interface. The OBTLC reduces the requirements on both data latency and communication rates between the operator and the remote system. The OBTLC enables integration of the decision and judgment capabilities of the human mind with the speed and accuracy of the machine computation and control.
Ocean Voyager 11
Ocean Voyager I1 has been developed at the Florida Atlantic independent subsystems, so the system is highly modular. The distribution of the control system into subsystems increases the reliability and capability, while the complexity decreases.
Odyssey I1
The Odyssey I1 has been developed at the Massachusetts Institute of Technology [18] . The vehicle adopts subsumption aichitecture (state-configured layered control), shown in Fig. 8 . The vehicle dynamic controller resides at the bottom level of the architecture. This level commands the actuators to achieve a desired vehicle state, as specified by the layered control level. The layered control level of the vehicle architecture is a state table, responsible for stepping through discrete mission phases. The control system is built around a "vehicle data structure," through which all the vehicle code elements interact. The vehicle data structure keeps track of the vehicle state: input, output, and adjustable settings, with associated time-stamps. Integration of the "vehicle data structure" into the control scheme enhances system integrity, modularity, and augmentation.
Omni-Directional Intelligent Navigator (ODIN) The ODIN has been developed by the Autonomous Systems Laboratory, University of Hawaii [3] . Its architecture is hybrid, using both hicrarchical and heterarchical architecturc, as shown in Fig. 9 . The supervisory level handles mission parameters on the basis of lower-level information, and three separate block functions: sensory data base, knowledge base, and planner. Each block has multiple layers, demonstrating an increase in intelligence with the increase in the number of layers. The ODIN intelligent control architecture is flexible, overcoming the limitations associated with purely hierarchical architecture. Also, it does not require excessive amount of communication, which is a major limitation of heterarchical architectures. The ODIN architecture is flexible and suitable for parallel computing processes.
Phoenix
The Phoenix AUV has been developed at the Naval Postgraduate School, Monterey [20] . The vehicle control is based on a three-level hybrid software control architecture, as shown in Fig. 10 , comprising strategic, tactical, and execution levels. The hierarchical architecture i5 used belween the three levels, arid the subsumption architecture is used at the execution level. The strategic level uses Prolog as a rule-based mission control specification language. The tactical level is a set of C language functions that interface with the Prolog predicates and retum Boolean val- 
Sea Squirt
The Sea Squirt has been developed at the Massachusetts Institute of Technology [ 191. The vehicle control architecture is based oii eidianced subsumption architecture (state configured layered control), represented in Fig 11. The Sea Squirt's control architecture is divided in two levels a higher level, implementing the state table, and a lower level, the layered control structure. Stateconfigured layered control overcomes synchronization problems associated with layered control architectures in general, by adding a higher level of control that activates only the behaviors appropnate to a specific phase of the mission A state table specifies the state of the vehicle, and is responsible for ensuring that the behaviors are activated at the right time and with the right prionty. This minimizes the number of behaviors active, making behavior coordination and synchronization much easier compared to a classical layered control implementation Proposed Sensor-Based A W Control System Architecture The proposed wntrol system is bdsecl on a two-level hybrid control architecture, comprising of a supervisory control level and a functional control level, as shown in Fig. 12 The hierarchical control architecture is used between the two levels, and the heterarchical architecture is used at the lower functional level.
The overall system functionality is state-configured, based on state diagrams that define specific AUV missions/operations.
Underwater Robotic Vehicle Supervisor
Sensory Data Base 
Microcontroller-Based
Define the product architecture, including both hardware and software.
Select, purchase, and assemble an appropriate remote-hosted development system thai includes a workstation for software development, in-circuit emulator (ICE), compiler and debugger to match the selected CPU.
Write the required operating software and design all required CPU and I/O hardware.
Debug the OS on the remote-hosted development system. Use an ICE to bring up the target system CPU and basic system resources. Download and test the application software from the remote-hosted development system. Burn EPROM, equivalent to the downloaded and tested software, install in the target system.
Test and debug the ROM version of the application software in the target system. The state diagram residing at the supervisory control level determines the sequence of AUV tasks/operations throughout the various phases of a mission and is also responsible for transfer of operations from one phase to another.
The supervisory control component is responsible for the coordination of the overall AUV navigation, guidance, and control. It monitors and coordinates the order of module task execution (of the functional component). The functional component is responsible for specific tasks/operations occurring in a mission. Each module is designed to perform a welldefined set of tasks; all modules have their own local memory. The functional level modules directly control the vehicle's actuators, sensors, and all hardware components residing directly on the vehicle.
The described control architecture is modular, and the functionality of each module is determined based on specific tasks performed. All modules share a common communication bus for data storage and retrieval. There is no direct communication between individual modules. Information exchange is accomplished through shared variables.
~~ ~
Embedded-Based
Define the product architecture and seleci appropriate off-the-shelf embedded CPL and expansion modules to match system reauirements.
~ ~~
Configure a development system using development kits for the actual modules to be embedded and appropriate disk and display interface modules.
Obtain appropriate compatible operating system or real time executive, libraries and drivers. Write required software, design any required unique hardware interfaces using the industrv standard bus sDecifications.
Test and debug the application directly within the self-hosted development system booted from floppy or hard disk.
Install Solid State Disk (SSD) support software to create programmed byte-wide memory devices containing the equivalent of the system's boot floppy diskette. Install these SSD devices in the development system and verifv Droper oDeration.
Remove any modules not needed in the final embedded system. The self-hosted development system has now become the target system.
This architecture offers the following advantages as a whole, It utilizes the shared memory module as a communication medium between the various modules, thus eliminating other more complex means of communication between the modules. This also eliminates any overhead generated by the communication protocols that would have been used otherwise.
It uses state diagrams to specify missions, and thus makes it easy to change missions on the fly, or to reprogram the operation.
The functionality of the architecture is based on software functions that run on the various modules. Since modules operate independently, the software of a specific module can easily be modified, improved, and changed altogether without affecting the functionality of the other modules. A major advantage of this scheme i s that all modules can directly access the shared memory without having to go through the supervisor or an intermediate level. This minimizes data transfer latency between modules and across levels. compared to other reviewed architectures.
Supervisory Control Component
The state-configured supervisory control level consists of the Master Controller (MC). In state-configured control, only the goal-oriented modules pertinent to the specific phase of the mission are active. The others remain inactive. Thus, power consumption requirements are minimized, and coordination among the modules is simplified. The responsibility for ensuring that the modules are activated at the right time and with the right priority is delegated to the state diagram of the MC. A similar approach was used by Bellingham and Consi in [19] . The main differences of our design are: i) the communication between the various modules is accomplished by using shared memory variables, and ii) the overall operation of the system is coordinated by the MC.
The shared memory is controlled by the MC. Since access to shared memory variables is controlled using semaphores and automatic logging of variables needs time stamps, every variable is accompanied by a semaphore variable and a time stamp variable. Every module has its own local memory (for execution purposes). Every module keeps a local copy of any shared memory variable that it needs to access. Before accessing a shared memory variable, a module must set its semaphore and reset it after the variable data is transferred to the local copy of the variable. Copying the shared variables to the local memory before proceeding with the execution of the module functions rather than manipulating the shared variables in the shared memory minimizes the time a module accesses the shared memory, thus allowing other modules to proceed with their execution and accessing of the shared memory. Fig. 13 shows the intemal structure of the MC. The MC contains a main/central processor (Intel Pentium) and a local memory unit (for execution purposes), and the following three software processes that coordinate the operation of the AUV.
* The Shared Memory Management (SMM) process facilitates the variable transfers between the modules and the shared memory. Exchanged information includes, for example, the parameters supplied by the sensor control module, the current map file generated by the map generator module, etc. It is also responsible for the signals that are issued by the modules. These signals include requests for variables, acknowledgments, and so forth. The SMM is also responsible for periodic backup of all information stored in the shared memory variables, after a specific phase has completed its operation. This is necessary for recovery purposes and for reviewing the overall mission performance of the AUV. The Mission Scheduler (MS)process coordinates the operation of the AUV by transferring control among the modules. The transfer of operation is based on state diagrams, representing the mission of the AUV. The three processes of the MC also access the shared memory. A set of flags, associated with the modules of the system, is kept in the shared memory. Every time the state diagram 58 reaches a new mission phase, it sets the flags associated with the modules that need to be activated. The modules periodically "look" at these flags and according to their status become active or remain inactive. After a phase is completed, all of the flags are reset by the MC. The backup function, in the MC, backs up all information stored in the shared memory variables, after a specific phase has completed its operation. This is necessary for recovery purposes and for reviewing the overall mission performance of the AUV. The system can retrieve information and make decisions for recovery techniques based on previously stored information.
The means of communication among the system modules is a shared memory system (Fig. 12) . In such a system, data integrity and synchronization need to be maintained at all times. This is usually done using mutual exclusion by employing semaphores [9] . To avoid corruption of the shared memory, trusted functions are used to guarantee that only relevant parts of the shared memory are accessed by various processes (modules).
The sharedmemory system is accessible by all the modules of the system. The MC is responsible for coordination and management of the shared memory. The management and use of shared memory variables are easy, flexible, and powerful. The various modules need not know about the functions of other modules. The only information a module needs is the data stored in pertinent variables in shared memory.
The Navigation and Task Execution (NTJ module is responsible for generating collision-free paths, generating trajectories over the paths, and avoiding obstacles. The generated paths can be either global (from point A to point B) or local (sub-point paths between A and B). This module is also responsible for performing mission tasks (i.e., pick object), by controlling the motors, fins, thrusters, gyros, servos, and end effector(s) of the vehicle.
obtains information generated by the Sensors Control module and classifies the objects detected by the sensors. After classification, the objects are stored in the Knowledge Base (KB) of the AUV. The KB database is located in a physical storage device (i.e. a solid state disk (SSD)). Proposed AW Control System Architecture Implementation
There exist two main approaches to design and implement a hardware and software control system architecture. One approach follows a microcontroller-based system design; the other follows an embedded control system design. However, regardless of the particular implementation, from 4-bit/8-bit single chip microcontrollers to high performance RISC processors, embedded control system design minimizes risks, cost, as well as the development time, and provides a ready platform for running application-speci€ic software. Table 2 compares the development procedure involved in both microcontroller and embedded designs and justifies the authors' preference to use an embedded controller to implement the proposed AUV architecture.
The proposed architecture IS a state-configured embedded control architecture, so standard software and hardware components are utilized for development of a control system. While from the software perspective standards are rather mature (programming languages, communication protocols), from the hardware aspect the diveraity of microprocessor and microcontroller architectures has prevented the emergence of any real standards for embedded system hardware. Only industrial computer buses such as VME, Multibus, and STD offer some degree of consistency. A detailed comparative evaluation of the emerging STD 32 and CompactPC1 single board computer (SBC) technology has been performed, from the perspective of implementation of the AUV control architecture.
Having reviewed the existing technology, it has been decided to use the real-time QNX operating system for software development, and the Single Board Computers (SBCs) with the STD 32 standard as a hardware. It needs to be noted that this architecture can also be implemented using the microcontroller design method. The microcontroller method, though, would be more expensive andmore complex. The use of SBCs allows the system to be easily expandable, easily upgradable, modular, reliable, and very inexpensive.
The STD bus has been the standard bus for industrial control systems since the 1970s. The STD-32 Bus implements a small, industrial strength, scalable, and versatile architecture suitable for demanding real-time control and data acquisition apphcations where small system size and cost are important. STD 32 is an open, well-designed standard with a wide range of processors, peripherals, industrial I/O, enclosures, and complete systems from numerous manufacturers. The STD 32 Bus can run at 32 Mbytes per second for very high-speed data processing applications. Other performance charactenstics include: multiprocessing, with centralized arbitration logic to monitor access to the bus, that allows the implementation of multiple processors in a single STD 32 system. The 32-bit throughput ofthe bus is crucial to inter-processor communication in real-time multiprocessing applications; 32-bit addressing and pipelining dramatically improves throughput for block data transfers by reducing bus cycle time and increasing bus bandwidth; high-speed Direct Memory Access (DMA) over the backplane streamlines the operation of data-intensive applications; slot-specific interrupts expand the number of available system interrupts for servicing systems requests.
A critical component in an STD 32 system is the backplane. 
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The backplane design incorporates severa1 important features Including increased backplane signal impedance. A higher backplane signal impedance means that "cleaner" signals are sent across the backplane. That is, ringing and reflections are minimized. This is especially important during signal transitions between the TTL threshold regions of 0.8V and 2.OV. Fig. 14 sho~7s a typical STD-32 system. The system shown here is the STD 32 STAR System, available from Ziatech Coiporation. It i s a simple yet extremely powerful approach to the design of real-time control computers. It includes multiple PCcompatible CPU cards in a single card cage (backplane). Up to 14 if only 1 processor is Eight (expandable with PCI to used PCI bridges) operating system. All processors are functioning independently of the rest of the system, and the exchange of information is done through the shared memory. This eliminates the overhead of any communication protocols between the various single-board computers. Further, each of the processors in the STD 32 STAR system has Direct Memory Access (DMA) without multiplexing to the shared memory (common memory). This eliminates any delays associated with accessing the shared memory since all processors can simultaneously (without multiplexing) access the memory. Exchanging data using the shared memory as a means of communication is a fast approach compared to networking. Power consumption: CompactPCI only supports Pentium and higher processors, with an increased power consumption, which is at a premium in the case of an AUV. STD 32 can support any type of processor ranging from the low-end 386 to the high-end state-of-the-art Pentium family of processors. 1/0 Requirements: CompactPCI has been primarily designed to operate as a high-speed computing core for applications with modest IlO requirements only. It design goal was to be used to enhance the STD 32 bus and the VME bus. In the current situation, the system continually processes a large volume of input stream from the sensors, thereby increasing the demand on 1/0 requirements. Table 3 provides a comparative evaluation of certain features of the STD 32 and Compact PCI singlecations. Thus, the QNX real-time OS has been chocen.
For embedded control applications, the modularity of the OS allows the developer to omit unneeded system processes. With the addition of the small QNX networking module, an embedded system can become a network-transparent extension of a larger QNX environment for distributed applications, booting either from ROM or from the network. Device drivers exist for many popular embedded PC ROM environments.
With its micro-kernel, message-passing architecture, QNX can take anetwork of computers and present them to applications as a "single logical machine," regardless of how many physical computers are joined by the network. Applications developed for this "single logical machine" will run without changes even as the number of computers is scaled to suit the scope of the application. This scalability is possible because QNX allows applications to be designed as a team of cooperating, communicating processes on a single machine. When run on a QNX network, these processes can be configured to run throughout the network, while QNX provides network-transparent messaging between these processes. The networking allows any process to use any resource on any computer on the network. Multiple redundant network links between network nodes provide protection from network failures as well.
Currently, the embedded control architecture design has been completed at conceptual level. It IS now being simulated using board computers, which justify the selection of the STD 32 as the hardware platform for implementing the AUV control architecture. However, the main rationale for selecting the STD 32 hardware platform is the fact that STD 32 supports multiprocessing with up to seven processors having DMA to a shared memory without multiplexing.
The STD 32 Star System uses the QNX operating system (OS) as its real-time OS. QNX is a scalable, multitasking, real-time OS with POSIX capabilities; two features often required for embedded control appli-Petri nets to ensure its functionality. The Phantom S2 ROV (from Deep Ocean Engineenng) has been acquired, and is being modified to convert it to an AUV.
Conclusions
Unmanned underwater vehicles have been proven as a useful tool for performing missions relevant to the ocean industry. However, while ROVs are being extensively used by the offshore oil industry (mainly) and other industries as well, AUVs have yet to establish their own niche in the market. Although AUV technology has overcome many obstacles, there are still major challenges related to power sources, navigation, and mission management.
In this article, a flavor of the state of the art in AUV technology is provided, several AUV control architectures are presented, and a comprehensive A marine vehicle's position and orientation in the 3-D space is determined as a function of six degrees of freedom (DOF) with parameters as defined in Table 4 The h t three coordinates and their time derivatives determine the vehicle's position and translational motion along the x-, y-, z-axes, while the last three and their tune derivatives determine the vehicle's orientation and rotational motion.
Based on Table 4 , for any marine vehicle, the following vectors are defined. The orientation of the body fixed reference frame with respect to the earth fixed frame is given by:
Assuming thatJ(q) is bounded away from = k900.
with J,(q2) imkfined for 8 = *900 and Ji'(%) * Jf(%).
Since v, cannot be integrated to obtain angular coordinates, 1s
SO the earth-fixed vector representation is: 
